This paper introduces novel driving methods of the pull-down unit in a gate driver circuit for enhancement-and depletion-mode a-IGZO thin-film transistors (TFTs). The proposed gate driver circuit can achieve uniform output characteristics and effectively reduce the V OUT ripple voltage because the threshold voltage (V TH ) of the pull-down units is compensated regardless of the a-IGZO TFT operation characteristics (enhancement mode: positive value of V TH , depletion mode: negative value of V TH ). Many groups proposed the V TH compensation method for pull-down TFTs in the gate driver circuit using a diode connection structure. However, the diode connection structure to extract the V TH value cannot be applied in the depletion-mode oxide TFTs because TFT enters the turn-on state even when the V GS value is 0 V. To solve this problem, we adopted the V TH extraction period only once in one frame time. As a result, our circuit can compensate for V TH of the pull-down unit in the enhancement mode and can be normally operated in the depletion mode. Adjunctively, two low signals (VGL1 and VGL2) and QC node were designed to prevent the leakage current path for Q and V OUT nodes. To verify the threshold voltage tolerance for various stress conditions, we demonstrated the reliability of the circuit according to the threshold voltage change of the TFTs. The simulation result shows that all the V OUT waveforms are maintained at +28 V (VGH) under the V TH shift conditions from −7 V to +11 V; further, the rising time and falling time are less than 0.62 µs and 0.96 µs, respectively. Based on a 120-Hz ultra-high definition (UHD) graphics (3840×2160) display panel, the proposed circuit has uniform V OUT characteristics compared to previous V TH compensation circuit when V TH changes from −3 V to +11 V. When V TH changes from −4 V to −7 V, there is also no circuit malfunction, even with slight increase in the falling time and power consumption.
I. INTRODUCTION
Amorphous, indium gallium zinc oxide thin-film transistor (a-IGZO TFT) is one of the promising candidates for various next-generation display panels due to high mobility, low off-current level, and high uniformity compared to a-Si:H TFT [1] - [3] . In the IGZO structure, the crystal structure of InO 2 can increase the electron mobility because indium is formed in the 5s orbitals and oxygen is formed in the 2p orbitals in the band structure [4] . In addition, IGZO has a large bandgap, which can transmit the visible light due to its transparent property. Therefore, IGZO has good electrical and optical characteristics [5] - [8] .
However, the electrical performance of an IGZO TFT can be degraded by the electrical bias stress or illumination stress by electron trapping in the gate dielectric or at the channel/dielectric interface in inverted stagger type structure [9] . Moreover, the IGZO TFT can be operated in the depletion mode with a negative threshold voltage [10] . When it is applied to an integrated circuit structure, such as the gate driver and pixel compensation circuit, circuit malfunction can occur due to leakage current path. To solve this problem, many groups proposed gate driver circuits that can be operated in depletion-mode oxide TFTs. Kim et al. proposed a new type of gate driver circuit for a depletionmode a-IGZO TFT [11] . They employed a series-connected two-transistor structure in which a negative voltage can be applied to V GS of the depletion mode a-IGZO TFTs using only one low-power signal (VGL1). The result shows that the proposed circuit exhibited a uniform output pulse without V OUT distortion. However, V OUT malfunction can be also generated by driving capacity of TFTs although leakage current path is prevented by using negative V GS value. In the conventional gate driver circuit structure, pull-down units suffer from performance degradation such as threshold voltage shift due to continuous bias stress [12] . It can directly affect the stability of the gate driver circuit such that output malfunction occurs. Therefore, the threshold voltage compensation structure is required to prevent the pull-down unit degradation. However, a diode connection structure to extract the V TH value cannot be applied in the depletionmode IGZO TFTs because the TFT enters the turn-on state even when the V GS value is 0 V.
In this paper, we propose novel driving methods of the gate driver circuit for both enhancement-and depletion-mode a-IGZO TFTs. Despite the same circuit structure, the proposed circuit can be operated with different driving methods for the enhancement and depletion modes, respectively. The result shows that the proposed circuit has a large V TH shift margin from −7 V to +11 V. Moreover, uniform output characteristics can be obtained because the pull-down units to charge or discharge the V OUT peak voltage have almost the same capability regardless of the V TH conditions. Fig. 1 shows the schematic for our proposed gate driver circuit for 1 stage, and the voltage timing diagram. The proposed circuit is composed of 13 TFTs, two capacitors, two low-voltage signals (VGL1 and VGL2), and two CLK bus lines (CLK and CLKB). The CLKB signal is used in the n+1 stage instead of CLK to realize V OUT n+1 and Carry n+1 signals. All CLKs and V OUT signals are operated within a swing range from −5 V to +28 V. Moreover, Carry signals are operated with the swing range from −13 V to +28 V. It has four operation periods, as shown in Fig. 1 (b) . For application to the depletion-mode IGZO TFTs, we designed a QC node into the new circuit first [13] . The V OUT degradation can be generated in the depletion-mode IGZO TFTs because the TFT enters the turn-on state even when the V GS value is 0 V. The Q node leakage current paths, which occur in Sections I and II, are three points [T1, T2, and T3 in Fig. 1 (a) ]. To solve this problem, the QC node can prevent the leakage current path for Q node because the V GS value of T2 and T3 in the bootstrapping period is less than 0 V, based on the Q node. The leakage current path of T1 can also be eliminated by using Carry n-1 signal (V GS_T1 = −8 V). As a result, pre-charging and bootstrapping voltage of the Q node can be respectively maintained by VGH-V TH_T1 and VGH-V TH_T1 + V for both the enhancement-and depletion-mode IGZO TFTs.
II. PROPOSED GATE DRIVER CIRCUIT AND OPERATION
Meanwhile, the V TH compensation function of the pulldown units is important in the gate driver circuit because V TH can be varied by electrical bias stress or uniformity standard deviation in the TFT manufacturing process [14] . It means that the discharging capacity for the V OUT node can be changed, which causes nonuniform V OUT characteristics such as falling time, output voltage level, and ripple voltage by CLK [T9 and T11 in Fig. 1 (a) ]. To realize outstanding circuit reliability, it is necessary for the V TH compensation structure in the pull-down units to overcome TFT degradation due to continuous bias stress. Fig. 2 (a) shows the conventional V TH extraction method for the pull-down unit using 3T1C (Ta, Tb, Tc, and C1) circuit configuration [15] , [16] . In 3T1C conventional circuit structure, Ta, Tb, and Tc are input TFT, V TH compensation TFT, and pull-down TFT, respectively. Moreover, Ta, Tb, and Tc perform the same functions as T7, T12, and T13, as shown in Fig. 2 (c) . The conventional V TH compensation circuit for the pull-down unit should have three CLK signals (CLK1, CLK2, and CLK3) because the V TH compensation operation is composed of three parts: initialize period, V TH extraction period, and V TH compensation period, as shown in Fig. 2 (a) . When CLK1 has VGH voltage, the P node, which is the gate node of the pull-down unit, is charged by VGH-V TH_Ta in the initialization period of Fig. 2 (a) . In the V TH extraction period, Tb is in the turn-on state due to CLK2, which connects the gate-drain node of Tc based on the VGL1 node to extract V TH using the diode connection structure. At this time, C1 can store VGL1+V TH_Tc , which is V TH of the pull-down unit. Moreover, the V TH extraction process is repeated when CLK2 is VGH (blue part: as shown in Fig. 2 (b) ), and the V TH compensation (VGL1+V TH_Tc + V) progresses as in Section III. When the depletion-mode IGZO TFT is applied to the conventional V TH compensation circuit structure, the V TH extraction and operation of the pull-down unit are impossible because VGL1 is applied to the P node regardless of CLK1 and CLK2. If the diode connection structure of the pull-down unit is formed by CLK2 (Tb), the V GS value of Tc is 0 V; it means that Tc is continuously in the turn-on state. As a result, the V TH extraction becomes impossible because the P node has the VGL1 voltage.
To solve the V TH extraction problem for the depletion mode IGZO TFTs, we newly designed the extraction time using a similar conventional circuit structure. Fig. 2 (c) and (d) show our proposed V TH compensation circuit structure and V TH extraction method for the depletion-mode IGZO TFTs. In the proposed method, the V TH extraction is only one time based on one frame time. In Section III of Fig. 1 (b) , T7, which is the input TFT, is turned on (conventional circuit: Ta) by the QC node and V OUT n+1. Therefore, T13 (conventional circuit: Tc) is in the turn-on state for a short time, which can extract V TH of T13 because T12 (conventional circuit: Tb) is turned on by Carry n+1. At this time, the leakage paths for the P node are not generated because all the V GS values of T7 and T12 are less than 0 V despite V GS of T13 being 0 V. After the V TH extraction time, the V TH compensation and extraction holding are repeated by CLK and C1. As a result, our circuit can compensate V TH of the pull-down unit in the enhancement mode and can be normally operated in the depletion-mode IGZO TFTs. All the operation details are provided in the following four sections.
A. PRE-CHARGE PERIOD
As shown in Section I of Fig. 1 (b) , V OUT n-1 and Carry n-1 have VGH voltages. Since T1 and T4 are turned on by Carry n-1, VGH-V TH_T1 and VGH-V TH_T4 are applied to the Q and QC nodes, respectively. Moreover, VGL1 is applied to the P node through T7 to turn-off T3, T5, T9, T11, and T13. Therefore, the Q and QC node maintains the pre-charging status without any other voltage degradation.
B. BOOTSTRAPPING PERIOD
In Section II, CLK has a VGH voltage. Since the VGH voltage of CLK is applied to the drain of T8 and T10, the Q node of the floating state is bootstrapped by the parasitic capacitance between the gate and drain of T8 and T10. It allows the VGH voltage to be applied to the V OUT n and Carry n signals while the Q node bootstrapping period. It can overdrive T8 and T10, thus preventing the voltage from being lost by the V TH of the pull-up units (T8 and T10). Moreover, the VGH voltage of the Carry n signal can bootstrap the QC node using C2. As a result, the Q node bootstrapping voltage effectively maintains VGH-V TH_T1 + V because V GS of T2 and T3 is very low negative value by QC node bootstrapping voltage. Meanwhile, the gate and drain voltages of T1 are VGL2 and VGL1, respectively. It can also prevent the leakage path for the Q node because V GS of T1 has a negative value based on the Q node. A similar operation is performed for the QC node. All V GS of T2, T3, T4, T5, and T6 are less than 0 V. Therefore, both the Q node and QC node voltages are not degraded despite the depletion-mode operation.
C. RESET & V TH EXTRACTION PERIOD
In Section III, the circuit operation can be divided into two sections; QC node turn-on state and QC node turn-off state. Shortly before the CLK changes from VGH to VGL1, the QC node can drive T7 in order to operate T13 for a while. Since T13 in the turn-on state for a short time, V TH of T13 can be extracted by T12. The Carry n+1 signal is in the turn-on state, which can drive T12 to form the diode connection structure for T13. At this time, VGL1+V TH_T13 can be stored in C1. Moreover, when T12 is turned off, V GS of T12 is less than 0 V. Therefore, the extracted V TH value can be maintained in C1 without the voltage degradation. It can be assumed that V TH of T13 is the same value as that of V TH of T9 and T11 because the gate bias stresses for T9, T11, and T13 are almost same due to the P node. Therefore, we can realize the V TH extraction for the pull-down unit regardless of the operation mode for the IGZO TFTs.
D. V TH COMPENSATION PERIOD
In the previous reset and V TH extraction period, the extracted V TH value is stored in the P node using C1. When the CLK signal is changed from VGL1 to VGH after the V TH extraction, the P node voltage is raised by the coupling effect of C1. As a result, the pull-down units of the proposed gate driver circuit effectively discharge the V OUT n and Carry n signals to VGL1 and VGL2 voltages whenever CLK has the VGH voltage. Moreover, the extracted V TH value is continuously conserved by C1 during 1 frame time. It means that the V TH compensation of the pull-down units is successfully performed regardless of the IGZO TFT operation mode because the diode connection is not needed to extract the V TH value except for reset and the V TH extraction period.
III. RESULTS AND DISCUSSIONS
We simulated the operation of the proposed gate driver circuit using the simulation program SmartSpice. The proposed circuit was composed of 13 TFTs and two capacitors. The simulation was performed using the a-IGZO TFT model, as shown in Fig. 3 . The transfer characteristics showed that the threshold voltage of the a-IGZO TFT used in the simulation was +0.5 V and the field-effect mobility was 31 cm 2 /V·s.
We used a 120-Hz ultra-high definition (UHD) graphics (3840 × 2160) display panel and set the 1H time (one-line time) and one-frame time to 3 µs and 8.3 ms, respectively. Based on the I-V characteristics of the IGZO TFT, as shown in Fig. 3 , we shifted the V TH value in accordance with the TFT operation mode (enhancement mode: positive V TH value and depletion mode: negative V TH value). Table 1 lists the design parameters of the proposed gate driver circuit. To simulate the driving characteristics of the circuit operation, we simulated the last ten stages in a gate driver circuit with 2160 stages. It should be noted that the preceding 2150 stages were emulated using an equivalent circuit consisting of a resistor and capacitor. Also, we attached a 4-k resistor and a 150-pF capacitor to each V OUT node to emulate the gate line load for the simulation. Fig. 4 illustrates the simulated Q node and V OUT node voltage waveforms of 2153 rd , 2155 th , and 2157 th stage with a transistor threshold voltage of +0.5 V in the proposed gate driver circuit. At this time, V OUT characteristics are the signals which are applied to the farthest pixel based on the gate driver circuit location (V OUT_end ). Thus, we confirm that the Q node voltage is maintained at +27.5 V and +60.5 V in the pre-charge and bootstrapping periods, respectively. In addition, all V OUT voltage waveforms were maintained at +28 V without any voltage degradation and both the rising time (t r ) and falling time (t f ) of the V OUT output from 10% to 90% were 0.57 µs each. Because the ripple voltages for the V OUT node of the 2153 rd , 2155 th , and 2157 th stages were not generated, the stable voltage was supplied to the switch TFT of the pixel circuit without multi-output and voltage degradation. Therefore, this shows that high reliability can be realized through the proposed circuit structure.
To verify the operation characteristics of the enhancement mode and depletion mode IGZO TFTs, we confirmed the Q node, P node, and V OUT characteristics according to the threshold voltage change of TFT through SmartSpice simulation. Fig. 5 shows the simulated voltage waveforms for both enhancement mode and depletion mode IGZO TFTs. All the V OUT characteristics mean V OUT_end signals based on the gate driver circuit location. It indicates the application of different operation principles for the negative and positive the threshold voltages of IGZO TFT despite the same circuit structure. Fig. 5 (a) shows the Q node, P node, and V OUT characteristics for the enhancement mode IGZO TFTs. In the proposed circuit, the shift margin of positive V TH is +11 V (actual V TH = +11.5 V). The result indicates that the extracted V TH of pull-down unit is +11.5 V because the P node voltage is +6.5 V in the V TH extraction period (VGL1 = −5 V). Next, the P node is driven by AC-type depending on the CLK voltage. Therefore, the ripple voltage of the V OUT node can be successfully suppressed by the V TH compensation of the pull-down unit. In addition, V OUT output characteristics show that the output level, rising time, and falling time are +28 V, 0.62 µs, and 0.62 µs, respectively. The rising time and falling time are almost same in the enhancement mode IGZO TFTs because the charging or discharging of the V OUT node is performed by T10, which is the same as the TFT using Q node. Therefore, the proposed circuit can realize uniform output pulse to obtain high reliability. Fig. 5 (b) shows the Q node, P node, and V OUT characteristics for the depletion mode IGZO TFTs. The simulation was performed when the V TH of all TFTs is −7 V (actual V TH = −6.5 V), which is the largest negative V TH margin, similar to the enhancement mode. If the VGL2 value is under −13 V, the negative V TH margin can be increased because the voltage difference between VGL1 and VGL2 is −8 V. The result shows that the P node is maintained at −5 V in the V TH extraction period because V GS = 0 V for T13. In the reset and V TH extraction period, Q node, QC node, and V OUT reset are performed by T2, T5, and T6, respectively. Therefore, the circuit can be normally driven without any voltage degradation. The V OUT characteristics show that the output level, rising time, and falling time are +27.8 V, 0.57 µs, and 0.96 µs, respectively. Although the output level and falling time degraded slightly, the circuit operation was conducted without any difficulty. Consequently, we can obtain a large V TH tolerance in the proposed circuit under the V TH shift conditions from −7 to +11 V based on the UHD graphics display panel. Fig. 6 shows the 2153 rd V OUT output peak voltage, rising time, and falling time characteristics for V TH variations. Because the V TH tolerance of the proposed circuit varies from −7 to +11 V, as mentioned above, we verified the V OUT characteristics within the V TH shift margin. The result indicates that the rising time and output level have the same value based on 0 V of V TH (t r = 0.57 µs, output level = +28 V). When V TH is changed from 0 V to less than -4 V, the falling time increases, as illustrated via the red line in Fig. 6 , because the V OUT discharging capacity of T10 is decreased by the voltage of the Q node. However, T11 is in the turned-on state because V GS = 0 V when P node is VGL1. Therefore, the proposed circuit can compensate the V TH of the pull-down unit in the enhancement mode and it can be normally operated in the depletion mode. Fig. 7 indicates the comparison of normalized rising time and falling time between the conventional and proposed circuits for the 2153 rd stage. Seo et al. proposed a robust gate driver circuit capable of compensating the threshold voltage shift of oxide TFTs irrespective of the enhancement and depletion modes [17] . The conventional circuit ensures the robust operation over a wide range of threshold voltage shifts, varying from −4 to +10 V. To evaluate the V OUT characteristics of the proposed circuit using the conventional circuit, similar simulation conditions are considered (RC load of CLK and V OUT , voltage level, and 1H time). The result shows that the normalized rising time and falling time changed by 137.9% ( V TH = +10 V) and 18.7% ( V TH = −4 V) in the conventional circuit, respectively, as shown in Fig. 7 , because the structure of the conventional circuit uses the pull-down unit over-driving method to obtain the V TH shift margin. However, when V TH is shifted, the rising time can be changed because it can be affected by all values of the Q node pre-charge and bootstrapping voltages. The proposed circuit, meanwhile, can relatively obtain uniform V OUT characteristics as well as V TH compensation. Fig. 8 shows the simulation results of the power consumption for the DC bus line (VGL1 and VGL2) and AC bus line (CLK and CLKB) as a function of threshold voltage shift values. When the TFT is operated by the depletion mode, leakage current is generated in T8 (CLK), T9 (VGL2), and T11 (VGL1). Therefore, the power consumption in the DC and AC lines gradually increases as the negative V TH shift value increases. The total power consumption is 102.62 mW when the V TH has its initial value. Also, power consumption gradually decreases when positive V TH shift value increases. It means that abnormal circuit operation is not observed even though V TH is shifted by +11 V because power consumption caused by leakage path is not generated.
IV. CONCLUSION
In this work, we proposed novel driving methods for the pulldown unit in the gate driver circuit for both enhancement and depletion modes a-IGZO TFTs. To realize high circuit reliability, it is necessary to adopt a V TH compensation structure for pull-down units. However, a diode connection structure to compensate V TH for pull-down units cannot be operated in the depletion mode IGZO TFTs because V GS = 0 V. Moreover, three or more CLK bus lines are required in the V TH compensation structure. To solve this problem, we adopted the V TH extraction period once for each frame time. Consequently, the proposed circuit was found to compensate the V TH of the pull-down unit in enhancement mode and can be normally operated in the depletion mode. We verified the reliability of the circuit according to the threshold voltage change in the TFTs. The simulation result shows that all V OUT waveforms were maintained at +28 V under the V TH shift conditions varying from −7 to +11 V. Additionally, the rising time and falling time were found to be lesser than 0.62 and 0.96 µs, respectively. Based on the 120-Hz UHD graphics (3840 × 2160) display panel, the proposed circuit was found to exhibit uniform V OUT characteristics as compared to the previous V TH compensation circuit where V TH varied from −3 to +11 V. When V TH varied from −4 to −7 V, no circuit malfunction was observed even if the falling time and power consumption were slightly increased.
